Enroll in this training module to get access You don't currently have access to this contentYou don't currently have access to this contentYou don't currently have access to this contentYou don't currently have access to this contentYou don't currently have access to this contentYou don't currently have access to this contentYou don't currently have access to this contentYou don't currently have access to this content

TM202 – UVM Fundamentals for Coverage Driven Verification

Current Status
Not Enrolled
Price
Contact Us / Quotation Request
Get Started
Contact Us / Quotation Request

 

Login

Module Information

ObjectivesTargeted AudiencePrerequisitesContent SummaryConditionsDurationCertificate

    • Be able to work on UVM projects
      • Be able to instantiate and use a UVM Verification IP
      • Be able to write UVM sequences
      • Be able to implement a scoreboard
    • Be able to develop simple UVM agent

 

Verification Engineers starting with UVM

Having knowledge in SystemVerilog for verification (classes, interfaces, random generation, covergroups)

    • UVM main classes
    • Phases
    • The configuration db
    • Objections
    • Agent structure (agent, driver, monitor, sequencer, virtual interface, configuration)
    • Scoreboards

 

    • Course openned within 1 to 3 months prior to start
    • Subject to validation of the prerequisites and objectives survey
    • Learners should have legal and valid accesses to one of the following simulators from their employers:
      • SIEMENS Questa
      • CADENCE Xcelium
      • SYNOPSYS VCS
    • English Level B2 minimum

Online Content Time 10h
Est. Indep. Learning Time 10h
Workshop time 7h
Live Integratin Time 3h
Est. Prep. Time 30min
Checkpoint Time 30min

A certificate of success will be delivered after completion of 60% of the labs and a score of 60% on the final checkpoint

Average Review Score:
★★★★★

You must log in and have started this training module to submit a review.

Training Module Content

CPT_CHK: Live Checkpoint
 In-Person (Required)