Module Information
ObjectivesTargeted AudiencePrerequisitesContent SummaryConditionsDurationCertificate
Acquire fundamental skills for verification engineering:
- Be able to leverage the verification job as part of the overall microelectronics development process
- Be able to automate tasks using scripting and makefiles
- Be able to work on verification projects at IP or SoC level using On-Chip-Interconnects and/or AMBA bus protocols
- Apply a systematic and productive debug approach
Engineers Starting in Verification
Engineers willing to gain in productivity in their overall verification tasks
- General hardware design and architecture knowledge
- Some notions on test and verification
- General project management know-how
Common courses for all Verification School (VS) modules:
- Introduction to Verification
- Debug Methodology to gain in productivity
- Verifier’s guide to On-Chip Buses, Interconnects and External I/Os
- Makefile and Scripting with TCL
-
- Course openned within 1 to 3 months prior to start
- Subject to validation of the prerequisites and objectives survey
- Learners should have legal and valid accesses to one of the following simulators from their employers:
- SIEMENS Questa
- CADENCE Xcelium
- SYNOPSYS VCS
- English Level B2 minimum
Online Content Time | 14h |
Est. Indep. Learning Time | 14h |
Workshop time | 14h |
Live Integratin Time | 4.5h |
Est. Prep. Time | 60min |
Checkpoint Time | 0min |
A certificate of success will be delivered after completion of 60% of the labs and a score of 60% on the final checkpoint
Training Module Content
Expand All
Section Content
0% Complete
0/4 Steps
CMN_LI01_SLD: Live Integration on Verification Fundamentals (5 min prep + 1h30 live meeting)
Live Session (Required)
Section Content
0% Complete
0/6 Steps
CMN_LI02_SLD: Live Integration On Debug Productivity (1h30 live meeting)
Live Session (Required)
DBG_0100_WS: Debug Workshop (2x 3h30 live sessions)
Live Session (Required)
Section Content
0% Complete
0/8 Steps
CMN_LI03_SLD: Live Integration on On-Chip-Interconnects ( 5 min preparation + 1h30 live meeting )
Live Session (Required)
ICN_WS01_SLD: Interconnect Workshop ( 2x 3h30 live sessions)
Live Session (Required)
Section Content
0% Complete
0/9 Steps
CMN_LI04_SLD: Live Integration on Makefile and Scripting ( 5 min + 1h30 live meeting )
Live Session (Required)