Current Status
Not Enrolled
Enroll in this training module to get access
Price
Closed
Get Started
Module Information
ObjectivesTargeted AudiencePrerequisitesContent SummaryConditionsDurationCertificate
Be able to use SVA assertions as part of the RTL design process
-
- Be able to check design intent using SVA
- Know the different types of assertions
- Be able to use immediate (boolean) assertions within the code
- Be able to use concurrent assertions to check time consuming events
Design Engineers willing to add assertions to improve their productivity
-
- Designers with RTL experience in Verilog
- Be able to write Verilog RTL designs
- Basic notions of C Programming
- English B2
- Designers with RTL experience in Verilog
-
- Introduction to Assertions
- Design Assertions vs Functional Assertions
- The different types of SystemVerilog Assertions Â
- The main SystemVerilog assertions operators
- Simulation vs Formal
- Using a formal tool to verify simple assertions
Course openned within 1 to 3 months to organisations, starting from a group of 3 minium.
Subject to validation of the prerequisites and objectives.
Learners should have legal and valid accesses to one of the following EDA tools from their employers:
-
- SIEMENS Questa
- CADENCE Xcelium
- (Synopsys VCS support planned in Q3-2024 – contact us if more urgent)
and to the formal verification tool:
-
- CADENCE Jasper
- SIEMENS Questa Formal (planned in Q4-2024 – contact us if more urgent)
Online Content Time | 7h |
Est. Indep. Learning Time | 7h |
Workshop time | 7h |
Live Integratin Time | 3h |
Est. Prep. Time | 30min |
Checkpoint Time | 30min |
A certificate of success will be delivered after completion of 60% of the labs and a score of 60% on the final checkpoint
Average Review Score:
★★★★★
You must log in and have started this training module to submit a review.
Training Module Content
section: General Info
2 Course Components
You don't currently have access to this content
Section Content
0% Complete
0/2 Steps
TM103_LI00_LIVE: Kick-Off Meeting ( 60 minutes )
Live Session (Required)
section: Introduction to Assertions
5 Course Components
|
3 Checks
You don't currently have access to this content
Section Content
0% Complete
0/5 Steps
section: Using assertions within the design process
5 Course Components
|
1 Check
You don't currently have access to this content
Section Content
0% Complete
0/5 Steps
TM103_LI02_LIVE: Live Integration on Design Assertions ( 5 min preparation , 1h live meeting )
Live Session (Required)
section: Using formal tools within the design process
3 Course Components
|
2 Checks
You don't currently have access to this content
Section Content
0% Complete
0/3 Steps
section: addtional content (optional)
1 Course Component
|
1 Check
You don't currently have access to this content
Section Content
0% Complete
0/1 Steps
section: Workshop
1 Course Component
Available on 29/06/2025 23:59
You don't currently have access to this content
Section Content
0% Complete
0/1 Steps
TM103_WS01_LIVE: UVMU Workshop ( meetings 2x 3.5 hours )
Live Session (Required)
section: Checkpoints
4 Course Components
You don't currently have access to this content
CPT_CHK: Live Checkpoint
You don't currently have access to this content